

# SERIAL I/O, TIMER, AND INTERFACE CAPABILITIES OF THE MC68901 MULTIFUNCTION PERIPHERAL

Prepared by Geoff Brown System Applications Engineer Motorola, Inc. Austin, Texas

### INTRODUCTION

This application note illustrates a system which utilizes several functions of the MC68901 Multifunction Peripheral (MFP). The utilized functions include: 1) USART serial I/O, 2) utilization of internal timers to generate the serial I/O baud rate, 3) utilization of internal timers to generate external interrupts, and 4) use of general purpose I/O pins to provide a cassette interface.

Other general control signal connections are also illustrated. These include: system clock,  $R/\overline{W}$ ,  $\overline{IRQ}$ ,  $\overline{DTACK}$ ,  $\overline{IACK}$ ,  $\overline{DS}$ ,  $\overline{CS}$ , and timer clock external connections (XTAL1 and XTAL2).

A schematic diagram of the actual hardware used in this application note is shown in Figure 1 at the end of this document. In addition to Figure 1, a listing of the software used with the application is also provided at the end of this document

## HARDWARE CONSIDERATIONS

The hardware shown in Figure 1 uses the MC68008 microprocessor unit (MPU) to control the system; that is, address, data, function codes, data and address strobes, etc. The MC68901 MFP then provides the interrupt and interrupt vectors for the MPU. Eight MCM6665 RAM devices are used to demonstrate the requirement for refresh timing (RAS and CAS). The ROM is implemented in EPROM. Miscellaneous glue parts then tie the system together.

# ADDRESS DECODING

Because the addressing range of the MC68008 far exceeds the needs of this application, it is possible to use a simple address decoding scheme. An SN74LS138 3-to-8 demultiplexer (U19) is used to divide the address map into eight 128K segments. Three of these eight segments are assigned to RAM, the MC68901 MFP, and ROM respectively. RAM begins at \$00000, MC68901 MFP begins at \$20000, and ROM (EPROM) begins at \$A0000. The other five segment select control lines are available for expansion.

One problem associated with placing system ROM at any segment other than the bottom of memory is that the MC68008 looks at location \$00000 for its reset vector; however, it is impractical to place ROM at the bottom of the memory map because this would prohibit dynamic interrupt vector programming. This can be resolved by mapping the ROM to the lower portion of memory at reset. In this application, an SN74LS164 shift register (U18) is used to force selection of ROM for the first eight memory cycles after reset to allow the processor to fetch the reset vector and supervisor stack pointer from ROM. When QH of the SN74LS164 shift register is low, selection of ROM is automatic and selection of RAM is inhibited. Once QH goes high, selection proceeds in a normal fashion. U18 is reset whenever HALT and RESET are both active (the system reset condition). Once RESET or HALT become inactive, a logic one is shifted into U18 by the rising edge of  $\overline{AS}$ . After eight memory cycles QH goes high and ROM returns to its normal location in the memory map.

### RAM CONTROLS

A second SN74LS164 (U17) is used to generate the RAS, CAS, MUX, and DTACK signals. The RAS, CAS, and MUX signals provide control of the dynamic RAM, and DTACK is applied to the MPU to indicate access to the RAM and ROM. Shift register U17 is inhibited from shifting by IACK cycles and by memory cycles to the MC68901. For all other memory cycles, the shift register is allowed to shift and generate DTACK. Notice that DTACK is automatically

generated for all areas of memory other than that assigned to the MC68901 and that only one DTACK time is generated (500 nanoseconds after AS). System performance could be improved by optimizing dynamic RAM sequencing and DTACK generation. RAS is generated for all memory cycles while CAS is enabled by selection of RAM. By generating RAS for all memory cycles it is possible to refresh RAM by executing instructions out of ROM (software refresh). Address multiplexing for the dynamic RAM is accomplished with two SN74LS157 two-input multiplexers (U1 and U2).

### MC68008/MC68901 INTERFACE

Interfacing the MC68901 is fairly simple. RESET, DS,  $R/\overline{W}$ , and D0-D7 on the MC68901 connect directly to the corresponding pins on the MC68008. RS1-RS5 on the MC68901 connect to the A1-A5 pins on the MC68008. Chip select  $(\overline{CS})$  is generated by qualifying the memory segment signal from U19 with AS. DTACK is gated with the QD output from U17 and passed to the MC68008. The preceeding signals are the only ones that are required for interfacing the MPU with the MFP. In addition, this application utilizes the interrupt capability of the MC68901. The IRQ line of the MC68901 is connected directly to both of the MC68008  $\overline{\text{IPL}}$ pins. This corresponds to a level seven interrupt (a nonmaskable interrupt; NMI). Because this application uses the MC68901 to time dynamic refresh intervals, it is imperative that the  $\overline{IRQ}$  interrupt be of the highest priority. If the interrupt capabilities of the MC68901 are to be more fully exploited it is important that no interrupt level be implemented that is higher than the one used for software refresh. The user must never disable or mask the refresh interrupt as this will result in the loss of data. IACK for the MC68901 is generated when the three function codes (FC2-FC0) and A3, A2, and A1 are all high.

For the purpose of baud rate generation, a 2.4576 MHz crystal is connected to the MC68901. Timer C (TCO) is externally connected to the receiver clock (RC) and timer D (TDO) is externally connected to the transmitter clock (TC). Although the software included with this application assumes that the receiver and transmitter clocks operate at the same frequency, the MFP allows for separate clocks.

### RESET AND TIMING

The MC68008 requires that an external reset must be applied for at least 100 milliseconds to allow stabilization of the on-chip circuitry and system clock. In this application, system reset is caused at powerup by an MC1455 timer circuit output or it can be generated via a debounced switch. The outputs of the timer and the switch are buffered by open-collector drivers (U27) the outputs of which are connected to HALT and RESET.

System timing is provided by a 16 MHz oscillator (U20) which is divided by the two flip flops of U21 to provide 8 MHz (CLK8) and 4 MHz (CLK4) on-chip clocks. The 4 MHz clock is used only by the MC68901 which does not require that its clock be of the same frequency or phase as the system clock.

## **CASSETTE INTERFACE**

Two general purpose I/O lines of the MC68901 (15 and I6) are used for the cassette interface. Data is transmitted and received as square waves. The length of a single cycle of the square wave determines whether a "1" or a "0" is being transferred.

Data for the cassette interface is output at I6 of the MFP.

This output drives a resistor network which divides the voltage by approximately 10. The cassette data output line is then connected to the microphone input of a cassette recorder.

Data to be received from the cassette tape player is shaped in a comparator, U30A. Two IN914 diodes limit the voltage swing to the input of the comparator. The second comparator (U30B) is used to invert the output of U30A. Inversion may or may not be needed depending on whether or not the cassette plays back an inverted signal. The software in this application note assumes that the signal is not inverted. Comparator U30A provides one level of inversion so if the cassette tape player does not provide a level of inversion then a second one must be provided by U30B. The output of comparator U30A is connected to I5 of the MFP (unless U30B is needed).

### **SOFTWARE**

There are six basic software routines included with this application note: MC68901 initialization, software dynamic RAM refresh, transmit character to and receive character from the serial port, transmit character to and receive character from cassette tape. This software represents the basic core of hardware dependent routines necessary for this system.

### MC68901 INITIALIZATION

Initialization of the MC68901 consists of starting the serial communication clocks, loading the USART control register, and enabling the refresh clock interrupt. Timers C and D are used for serial receiver and transmitter clocks. In this application both timers are programmed for 9600 baud operation. The 2.4576 MHz reference clock is divided by 128 by loading \$02 into both data registers C and D and by starting timers C and D in the divide-by-64 mode. The USART control register is initialized to operate in the divide-by-16 mode (2.4576 MHz/128\*16=9600 Hz). In addition, the proper serial communications protocol must be loaded into the USART control register. In this case the USART is programmed for asynchronous communication with: 1 start bit, 1½ stop bits, and odd parity.

In order to facilitate software refresh of dynamic RAM, the MC68901 interrupt vector is initialized and the timer B interrupt enable and mask bits are set. The timer B output serves as the refresh clock.

### SOFTWARE REFRESH

Software refresh consists of accessing 128 consecutive memory locations at regularly timed intervals. In this case, it is accomplished by executing 64 NOP instructions of which each requires two memory fetches. The software refresh program is written as a subroutine which may be called at any time to force a refresh. The refresh subroutine resets timer B (the refresh clock) and executes 64 NOP instructions. Timer B is programmed to generate interrupts every 2 milliseconds. The interrupt routine consists simply of a call to the refresh subroutine. One of the main concerns with software refresh is that programs that have critical timing loops (for example the cassette tape interface routines) could be interrupted for refresh if care were not taken. In order to avoid problems, the refresh routine is written so that an interrupt may be forced before a critical timing loop. The user may then be certain that an interrupt will not occur for at least 1.8 milliseconds. A call to the refresh subroutine should be included in any reset routine in order to preclude loss of data.



### SERIAL I/O

Both the receive and transmit routines check for break by reading a bit in the receiver status register. If a break is received at any time during serial communications then a jump to a BREAK character handler routine is made. The exact nature of this subroutine is undefined in this application note but it could consist of transmitting a message and then returning to the user's monitor. The transmit routine also checks for a control-W character and halts if one is received. Transmission is then resumed if any character is received. For serial communications, the divide-by-16 mode (a USART control bit) should be used since it results in increased noise rejection. In order to operate the USART in the divide-by-1 mode the receiver clock must be synchronized externally to the received data.

# CASSETTE TAPE INTERFACE SOFTWARE

Data is transmitted to the cassette through GPIP6 (bit 6 of the general purpose input/output port control register) and

received through GPIP5 (bit 5 of the general purpose input/ output port control register). Data is recorded as a sequence of single cycle square waves with a 500 microsecond period representing a logic one and a one millisecond period representing a logic zero. Before any critical timing loop is executed, in either the transmit or receive routine, a branch to the refresh software is made in order to guarantee that the timing loop will not be interrupted. Timer A of the MC68901 is used for period measurement in both routines. The transmit routine transmits a single byte with the most significant bit first. It is assumed that the first byte of any data stream to be transmitted will be a synchronizing character. In this case the receive routine assumes the synchronizing character to be an ASCII S. The receive routine measures the period length of all incoming square waves in order to generate a bit stream. A simple synchronization routine is included in the program which scans the bit stream for an S. After synchronization data, bytes are assembled from each successive 8-bit block.

MOTOROLA M68000	ASM VERSION	1.30AP	NOTE .S	A 12/14/83	13:30:03	PAGE 1
3 4 5 6 7 8 9 10		* RECE * TRAN * RECE	SMIT CHA IVE CHAR SMIT CHA IVE CHAR		OUGH SERIAL PORT, SERIAL PORT, CAPE, TAPE,	
12	00001000	*	ORG	\$1000		
14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	00020000 00020001 00020003 00020005 00020007 0002000B 00020013 00020017 00020019 0002001B 0002001D 0002001F 0002001F 00020021 00020023 00020029	BASE GPIP AER DDR IERA IPRA IMRA VR TACR TBCR TCDCR TADR TBDR TCDR TCDR TDDR UCR	EQU	\$20000 BASE+\$01 BASE+\$03 BASE+\$05 BASE+\$07 BASE+\$08 BASE+\$13 BASE+\$17 BASE+\$19 BASE+\$19 BASE+\$19 BASE+\$10 BASE+\$11 BASE+\$21 BASE+\$21 BASE+\$23 BASE+\$23 BASE+\$25	MFP BASE ADDRESS GENERAL PURPOSE ACTIVE EDGE DATA DIRECTION INTERRUPT ENABLE INTERRUPT PENDING INTERRUPT MASK A VECTOR TIMER A CONTROL TIMER B CONTROL TIMER C/D CONTROL TIMER A DATA TIMER B DATA TIMER C DATA TIMER D DATA USART CONTROL	I/O A G A
30 31 32 33 34	0002002B 0002002D 0002002F 00000017	RSR TSR UDR CTLW	EQU EQU EQU		RECEIVER STATUS TRANSMITTER STATUSART DATA	US
35 36 37 38 39 40 41			FOR 960 LOAD US	RANSMITTER O BAUD COMM ART CONTROL		
	13FC00020002 0023	INIT	MOVE.B		1/2 TRANSMITTER	
43 00001008	13FC00020002 0025		MOVE.B	#\$02,TDDR	1/2 RECEIVER CLO	OCK
44 00001010	13FC00110002 001D		MOVE.B	#\$11,TCDCF	R DIVIDE BY 4	
	13FC00940002 0029	*	MOVE.B	#\$94,UCR	ODD PARITY, 1 1/3	·
46 47		*			I START, ASYNC, 1/16 FOR 9600 B	
48 00001020	13FC00010002 002B		MOVE.B	#\$01,RSR	START RECEIVER	
49 00001028	13FC00050002 002D		MOVE.B	#\$05,TSR	START TRANSMITT	ER CLOCK

MOTORO	DLA M68000	ASM VERSION	1.30APN	NOTE .SA	A 12/14/83	13:30:03 PAGE	2
51 52 53			* * *	INITIAL	IZE REFRESH	INTERRUPT	
54	00001030	13FC00C00002 0017		MOVE.B	#\$C0,VR	LOAD MFP VECTOR REG	
55	00001038	21FC000010E8 0320		MOVE.L	#RFR2,\$320	LOAD INT VECTOR	
56		08F900000002 0007		BSET.B	#0,IERA	ENABLE TIMER B INT	
57	00001048	08F900000002 0013		BSET.B	#0,IMRA	SET MASK BIT	
58		4	*				
59			*	REFRESH	SUBROUTINE	TO ALLOW SOFTWARE	
60			*	TO FORCE	E AN EARLY E	REFRESH	
61			*				-
62		42390002001B					
63	00001056	13FC00310002 0021		MOVE.B	#49,TBDR	LOAD TIMER B DATA RE	G
64	0000105E	13FC00060002 001B		MOVE.B	#6,TBCR	START TIMER B 1/100	
65		00004E71	NOP	EQU	\$4E71		
66	00001066	00004E71	RFI	DCB.W	64,NOP	64 NOPs	
67	000010E6			RTS			
68		6100FF7C	RFR2	BSR RFI		INTERRUPT HANDLER	
69	000010EC	4E73		RTE		FOR REFRESH	
70					•		

MOTORO	DLA M68000	ASM VERSION	1.30AP	NOTE .S	A 12/14/83	13:30:03	PAGE 3
72 73			*	INPUT C	HARACTER FR	OM SERIAL PORT IN	NTO DO
74 75	000010EE	083900030002 002B	* INCHNE	BTST.B	#3,RSR	(INCH NO ECHO)	
76 77 78	000010F6 000010F8	6658 083900070002	*	BNE.S BTST.B	BREAK #7,RSR	CHECK FOR BREAK GO PROCESS IT CHECK FOR CHARAC	CTER
79 80 81 82 83		10390002002F 0200007F	*	BEQ.S MOVE.B AND.B RTS	INCHNE UDR,D0 #\$7F,D0	IF NOT READY READ DATA SIDE DROP PARITY BIT	
84 85			*	SEND CH	ARACTER IN	DO.B TO SERIAL PO	ORT
86 87	0000110E 00001110	083900070002	OUTCH	BSR.S BTST.B	CHKBRK #7,TSR	CHECK FOR BREAK BUFFER EMPTY	
88 89 90	00001118 0000111A	002D 67F4 13C00002002F	*	BEQ.S MOVE.B	OUTCH DO,UDR	STILL NOT READY SEND CHARACTER	
91 92			*	CHECK F	OR CONTROL	W	
93	00001120	083900070002 002B		BTST.B	#7,RSR	READ STATUS	
94 95 96				BEQ.S MOVE.B CMP.B	CTLW9 UDR,Dl #CTLW,Dl	CHAR NOT READY READ CHARACTER	
97 98 99	00001134 00001136 00001138		CTLWH	BNE.S BSR.S BTST.B		NOT CNTL/W CHECK FOR BREAK READ STATUS	
100 101	00001140	002B 67F4	*	BEQ	CTLWH	WAIT FOR ANY CHA	AR
102 103	00001142	4E75	CTLW9	RTS		10 03/11/102	
104 105			*			SERIAL PORT	
106	00001144	083900030002 002B	CHKBRK	BTST.B	#3,RSR	READ STATUS	
107 108 109	0000114C 0000114E		*	BNE.S RTS	BREAK		
110 111 -			* *	WHAT TO	DO WHEN TH	E BREAK IS PRESSE	ED
112 113	00001150	083900070002		BTST.B	#7,TSR	CHECK "TRANSMIT	READY"
114 115 116		10390002002F 083900030002		BEQ.S MOVE.B BTST.B	BREAK UDR,D0 #3,RSR	WAIT FOR READY READ CHARACTER BREAK BUTTON REI	LEASED?
117 118	00001168	002B 66E6	*	BNE	BREAK	NO KEEP LOOP1	ING
119 120			* *	USER SHO	OULD INSERT	BREAK HANDLER HE	ERE
121	0000116A	4E75		RTS			

MOTORO	LA M68000	ASM VERSION	1.30AP	NOTE .S.	A 12/14/83	13:30:03	PAGE	4
100			*					
123			* *	TRANSMI	r CHARACTER	IN D2 TO TAPE		
125 126 127 128 129			* * * *	PERIOD (	OF 1 MILLIS	ORDED AS ONE SOU ECOND DURATION. ONE SQUARE WAVE DURATION.	A LOGI	:C
130	00001160	00000000000	*				TIDI III	
131	00001160	08F900060002 0005	TAPEU	BSET.B	#6,DDR	SET GPIP6 AS OU'	IPUI	
132	00001174	08F900050002 0007		BSET.B	#5,IERA	ENABLE TIMER A	INTERRU	PT
133 134 135 136 137	00001180 00001182 00001186	103C0001 E31A 6100FECC 6148 13FC00000002		ROL.B BSR BSR.S	#1,D0 #1,D2 REFRESH TTST #\$00,TACR	STOP BIT INTO DO DATA BIT INTO DO FORCE REFRESH WAIT UNTIL PULS HALT TIMER A	2	
138 139 140	00001190	0019 123C000A		MOVE.B	#10,D1	TIMER COUNT FOR	1	
141	00001194			BNE.S	TAPE02 #10,D1	YES		
142	00001196	06810000000A	<b></b>	ADDI.L	#10,D1	NO. TIMER COUNT		
143	0000119C 000011A2	13C10002001F 08F900060002 0001	TAPEU2	BSET.B	#6,GPIP	SET TIMER PRELO	AD	
145	000011AA	13FC00050002 0019		MOVE.B -	#\$05,TACR	START TIMER A 1,	/64	
146	000011B2			BSR.S	TTST	WAIT UNTIL PULS	E DONE	
147		423900020019		CLR.B	TACR	HALT TIMER		
148		08B900060002 0001		BCLR.B	#6,GPIP	SEND 0 TO TAPE		
149		13FC00050002 0019		MOVE.B	#\$05,TACR	START TIMER A 1,	/64	
150	000011CA			ASL.B	#1,D0	SENT 8 BITS?		
151 152	000011CC 000011CE			BNE RTS	TAPE01	NO, CONTINUE		1
153	OUGOTICE	4117	*	KID				
154			*	TIMER T	EST			
155	000077-5	0.0000000000000	*	OV	# O			
156	000011D0	0C3900000002 0019	TTST	CMP.B	#0,TACR	TIMER RUNNING?		
157	000011D8			BEQ.S	TTST1	NO, RETURN	_	
158		083900050002 000B		BTST.B	#5,IPRA	TIME DELAY ELAP:	SED?	
159 160	000011E2 000011E4	67EC 08B900050002		BEQ.S BCLR.B	TTST #5,IPRA	NO. WAIT CLEAR INTERRUPT		
161	000011EC	000В 4Е75	TTSTl	RTS				

MOTORO	LA M68000	ASM VERSION	1.30API	NOTE .S	A 12/14/83	13:30:03 PAGE	5
163			*				
164 165 166			* *	RECEIVE	CHARACTER	FROM TAPE INTO DO.B	
167		423900020019	TAPEIN			STOP TIMER A	
168 169	000011F4	4201 083900050002	TIO	CLR.B BTST.B	DI #5,GPIP	CLEAR DI FOR DATA WAIT FOR LOW	
		0001	110			WIII FOR EON	
170 171	000011FE	66F6 083900050002	т20	BNE BTST.B	T10 #5.GPTP	WAIT FOR HIGH	
		0001	120			Will I St History	
172 173	00001208	67F6	*	BEQ	T20		
174			*	SYNCHRO	NIZE ON S C	HARACTER	
175 176			*	THIS ROL	UTINE LOOKS	FOR AN ASCII 'S'	
177			*		HRONIZE THE		
178 179	0000120A	E301	* TS	ASL.B	#1,D1		
180	0000120C	6114		BSR.S	T30		
181 182	0000120E 00001212	0C010053		CMP.B BNE.S	#'S',D1	S? NO, CONTINUE	
183	00001214				D1,(A6)+	No, confined	
184 185			*	CET CHAI	RACTER FROM	TADE	
186			*				
187 188	00001216 00001218		GC GC10	MOVEQ BSR.S	#2,D1 T30	SET STOP BIT GET BIT FROM TAPE	
189	00001218 0000121A		GC10	ASL.B		STOP IN CARRY?	
190	0000121C			BCC.S BSR.S		NO	
191 192	0000121E 00001220			RTS	T30	GET LAST BIT	
193	00001222	13FC003B0002	T30	MOVE.B	#\$3B,TADR	LOAD TIMER PRELOAD	
194	0000122A	001F 13FC00050002	a	MOVE.B	#5,TACR	START TIMER IN	
105		0019	*			DIVIDE DV (4 MODE	
195 196	00001232	6100FEIC	•	BSR	REFRESH	DIVIDE BY 64 MODE FORCE REFRESH	
197	00001236	083900050002	T40	BTST.B	#5,GPIP	WAIT FOR LOW	
198	0000123E	0001 66F6		BNE.S	T40		
199	00001240	083900050002 0001	T50	BTST.B	#5,GPIP	WAIT FOR HIGH	
200	00001248	67F6		BEO.S	T50		
201 202.	0000124A	423900020019	*	CLR.B	TACR	STOP TIMER	
202.	00001250	16390002001F		MOVE.B	TADR, D3	STORE MEASUREMENT	
204	00001256	0C03001F		CMPI.B	#\$1F,D3	LOGIC 1?	
205 206	0000125A 0000125C			BLT.S ADDO.B	T60 #1,D1	NO STORE 1	
207	0000125E		T60	RTS		PEONE A	
208 209		,	*				
210			*				
211				END			
*****	TOTAL ERI						
	TOTAL WAI	RNINGS 0					

MOTOROLA M68000	O ASM VERSION 1.30	APNOTE .SA 12/1	14/83 13:30:03	PAGE	6
SYMBOL TABLE L	ISTING				
SYMBOL NAME	SECT VALUE	SYMBOL NAME	SECT VALUE		
AER BASE BREAK CHKBRK CTLW CTLW9 CTLWH DDR GC GC10 GPIP IERA IMRA INCHNE INIT IPRA NOP OUTCH	00020003 00020000 00001150 00001144 00000017 00001142 00001136 00020005 00001216 00001218 00020001 00020007 00020013 000010EE 00001000 0002000B 00004E71 0000110E	T20 T30 T40 T50 T60 TACR TADR TAPE0 TAPE01 TAPE02 TAPEIN TBCR TBDR TCDCR TCDR TDDR TS TSR	00001200 00001222 00001236 00001240 0000125E 00020019 0002001F 0000116C 00001180 0000119C 000011EE 0002001B 00020021 00020021 00020023 00020025 0000120A 0002002D	·	
REFRESH RF1 RFR2 RSR T10	00001050 00001066 000010E8 0002002B 000011F6	TTST TTST1 UCR - UDR VR	000011D0 000011EC 00020029 0002002F 00020017		

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and A are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/ Affirmative Action Employer.



3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.